Vapor-solid-solid growth mechanism was employed to synthesize PtSi nanocrystals with density of 1.5ϫ 10 12 cm −2 by introducing SiH 4 onto Pt-catalyzed SiO 2 / Si substrate. The nanocrystal density and average size were measured by scanning electron microscope and the nanocrystal chemical nature was determined by x-ray photoelectron spectroscope. Metal-oxide-semiconductor memory with PtSi nanocrystals was fabricated and characterized, showing very good memory performance. © 2010 American Institute of Physics. ͓doi:10.1063/1.3421546͔
growth temperature used in our experiment is 600°C, which is much lower than the eutectic temperature of 979°C ͑Ref. 10͒ between Pt and Si, indicating that the growth mode is VSS rather than vapor-liquid-solid. Si growth rate calibration experiments were carried out in order to control the growth time to avoid the growth of Si NWs and form high-density PtSi NCs for device fabrication. After PtSi NCs were formed, control oxide of 20 nm was deposited in another LPCVD furnace. Finally, Al was evaporated on the front and back of the wafer as contacts of MOS memories.
X-ray photoelectron spectroscopy ͑XPS͒ was used to study the chemical nature of the NCs. Figure 2 shows highresolution XPS data for Pt 4f of the sample with the NC average size of 5 nm and density of 1.5ϫ 10 12 cm −2 ͓scan-ning electron microscopy ͑SEM͒ image in the inset of Fig.  2͔ . The binding energy of Pt 4f was obtained at 73.1 and 76.4 eV, 11 indicating the nature of the NCs is PtSi, confirming the Si diffusion into Pt catalysts to form silicide NCs. A reference sample running the same temperature ramping process with this PtSi NCs sample except the introduction of the SiH 4 exhibits Pt NC average size of about 4 nm and the same density as PtSi NCs. The larger size of PtSi NC further confirms the Si growth into Pt catalyst. Figure 3 shows the capacitance-voltage ͑C-V͒ sweep characteristics of PtSi NC MOS memory sample with the dot density of 1.5ϫ 10 12 cm −2 . The scanning gate voltage changes from Ϯ2 to Ϯ10 V and the observed memory window increases from 0.26 to 8.2 V, indicating that the memory effect is due to the NC storage rather than defect/interface state charging. C-V sweep experiments of a reference sample without NCs between control and tunnel oxide were also a͒ Author to whom correspondence should be addressed. carried out and no hysteresis behavior was found ͑not shown here͒. This further confirms the fact that no defect/interface charging contributes to the memory effect, observed in PtSi NC memory. Figure 4 shows the dependence of flat band voltage ͑V FB ͒ shift and number of electrons and holes stored in each NC on the programming voltage. The writing of electrons was conducted by biasing a positive voltage, while for programming with holes ͑erasing͒, a negative bias was applied on the gate. The charges in a single device is calculated from: Q = SiO 2 / d SiO 2 ⌬V FB , where Q is the charges stored in a MOS device, SiO 2 is the dielectric constant of SiO 2 , d SiO 2 is the thickness of control oxide, which is 20 nm in this work, and ⌬V FB is the V FB shift between fresh state and programmed/erased state. The charge number per NC is calculated from: Number/ dot= Q / Dq, where D is the NC density, which is 1.5ϫ 10 12 cm −2 here and q is the electron charge. As the programming/erasing voltage increases, the threshold voltage shift and stored charges increase until saturated. Figure 5 shows retention characteristics of PtSi NC memory at programmed and erased states, respectively. The programming and erasing conditions are gate voltage of 10 V/5 s and Ϫ10 V/5 s, respectively. After programming, transient capacitance at the same read voltage is recorded intermittently. After 10 5 s, the charges remained in the NCs at both programmed and erased states are about 70%, which is reasonable for a tunnel oxide of 3 nm. Endurance characteristics of PtSi NC memory is shown in Fig. 6 . Two sets of programming/erasing conditions, Ϯ6 and Ϯ10 V, were used to measure the cycling performance. It is found that up to 10 5 times of operation, the memory window, i.e., V FB difference between programmed and erased states, shows insignificant change for both sets of operation. In summary, VSS mechanism was used to synthesize PtSi NCs with high density and small size. MOS memory with PtSi NCs embedded in SiO 2 was fabricated and characterized. Large memory window, long retention time, and good endurance performance were demonstrated in PtSi NC memory.
